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(57) ABSTRACT 
A Series Connected Buck-Boost Regulator (SCBBR) that 
switches only a fraction of the input power, resulting in 
relatively high efficiencies. The SCBBR has multiple oper- 
ating modes including a buck, a boost, and a current limiting 
mode, so that an output voltage of the SCBBR ranges from 
below the source voltage to above the source voltage. 
3,582,765 A 6/1971 McCabe 6 Claims, 5 Drawing Sheets 
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or boost the input to the d e s i i  output voltage, can signifi- 
cantly reduce the converter size and power loss. 
For applications where output voltages equal to, or lower 
an input voltage me &&&le, a buck convezter is 
5 appropriate. However, it is W i l e  to have a converter 
design which provides a wide range of output voltages, both 
greater than, and lesser than, the input voltage. Further, high 
efficiency would be quite beneficial in such a design. The 
The invention d e s m i  herein Was made by an empb'ee resulting buck-boost converter would thereby be quite useful 
of the United States Government and may be manufactured 10 in a wide variety of applications, including orbital or inter- 
and used by or for the Government for Government pur- planetary applications. 
poses without the payment of any royalties thereon or 
therefor. SUMMARY OF THE INVENTION 
This application relates generally to DC-to-DC convert- 
erslregulafOrs. More SWificallY, this application dates  to a 1s 
Series Connected Buck-Boost Regulator (SCBBR) that only 
switches a fraction of the input power, with the regulator 
and a current limiting mode. 
This application is a divisional application of U.S. patent 
application Ser. No. 10/629,875, filed Jul. 28, 2003. 
ORIGIN OF THE MVENTION 
is a series bu&&,& regulator 
a control cincuit; a for 
to a source voltage; and an output circuit corned to the 
and for outputting a load voltage. The 
control circuit controls the output circuit and the input 
20 circuit for operating the regulator in a plurality modes 
including a current limiting (CL) mode, a buck mode; and 
a boost mode. Further, only a fraction of an output power of 
or both of the buck and the boos. modes. 
lator which has a control cirmit and a transformer having a 
primary winding and a secondary winding, 
wherein the center tap of the secondary winding is for 
connectins to a souTce voltage. 
The regulator also has a switching circuit controlled by 
the control circuit and for pulse-width-modulating the 
source voltage for inputting into the primary winding, with 
the switching circuit including four pwM switches con- 
having multiple operating rnC&3 including a buck, a boost, switching 
BACKGROUND OF THE INVENTION 
Improvements in the &ciencY and size of G D C  the regulator is switched by the switching circuit m g  one 
Further provi&d is a series connected buck-boost regu- 
converters andlor regulators have resulted from advances in 
topologies. To a lesser extent, improvements in passive 
components, topologies, and soft switching schemes have 
also provided benefits. This is eventrue for linear regulators, 
where higher temperature components have reduced size 
and weight, and lower dropout voltage semiconductors and 30 
drive techniques have reduced the power loss. 
One topology which has shown very high potential in 
limited applications is the Series Connected Boost Unit 
componenB, Primarily semicon~ctors~ and 25 
(scBu), a Dc-DC converter O r n u t  k nected in a bri+e configuration with the primary win&g 
Connected in Series With the input bus to provide an output 35 comected to a center ofthe bridge. Each p m  switch has 
voltage equal to, or greater than, the input voltage. Because 
only a firaction of the power throughput is switched by the 
DGDC converter, the overall system is very 
hi&, But this technique is limited to applications it is 
voltage. 
small DC-DC converter is connected in series with the 
essentially equal to the input voltage up to the input voltage 45 first transformer diode connected to a terminal of *e set- 
plus the maximum output voltage of the DC-DC converter. ow a second diode coMected a 
For example, a regulator for a 100 volt 1 kw bus could be another terminal Of the we; and a trans-
commcd with a DGM= converter volt former shorting switch connected to the center tap of the 
nominal input, and a 0 to 10 volt output and a 100 watt, 10 and connected to the first and the second 
amp, rating. The configuration would allow regulating the 50 'Odes for shorting the seco* On 
output to up to 10% higher than the input, and yet only use fkom the 
switching and filtering components sized for 10% of the Even further Provided is the above m a t o r ,  Wh- the 
total rating, and it &=fore offers greatly size and PWM switches include a fkst switch, a second switch, a 
power loss. The technique is very useful in situations where third switch, and a fourth switch, and further wherein the 
the input/output voltage ratio is relatively small, the output 5s output switches include a fifth switch, a sixth switch a 
is always greater than the input, and isolation between the seventh 
input and output is not required. During the boost mode, the control circuit of the above 
revolutionary, and the power loss and therefore ,size of 
regulators made a large step decrease. Since then the single 60 fxmer 
most significant panmeter determining converter efficiency Also during the boost mode, the control circuit of the 
and size, for a given kquency, has been the kva rating. The regulator cycles thmugha plurality of boost states including: 
size of components to switch, transform, and filter is rela- a first boost state wherein the first, fourth, and seventh 
tively independent of the topology, as the same amount of switches are on and further wherein the second, third, and 
power is switched, rectified, and stored in filter components. 65 eighth switches are off; a second boost state wherein the 
The technique of partial power processing, wherein only a seventh and eighth switches are on, and further wherein the 
small fraction of the total output power is required to buck first, second, third, and fourth switches are off; and a third 
a diode connected in 
The regulator also has an output circuit controlled by the 
control circuit and connected to the secondary winding for 
pairs of two series COM&& output switches connected in 
nected in parallel. 
s ~ c i e n t  that the output voltage is never less than the input 40 Output% a load Voltage, with the 0~rPutcirdt  having two 
In the typical boost the low ourput of a Parallel. Again, Output switch has a con- 
having a input voltage. The oaput voltage can then adjusted from Still fiuther Provided is the above 
a 
circuit* 
and an eighth switch. 
c h g e  from to switching regulators was regulator is operated to continuously turn on the fifth switch 
and the Sixth switch, and c o n t i ~ O ~ l Y  turn Off the 
mh& 
CI i 13 PDF - www.f as t i 0. corn 
boost state wherein the third and eighth switches are 
on and further wherein the first, fourth, and seventh switches 
are off. 
During the buck mode, the control circuit of the regulator 
cantinuously turns on the seventh switch and the eighth 5 voltage ratios, and it can also operate as a boost converter to 
switch, and continuously tums off thk transformer shorting boost the output voltage above the input voltage. This 
switch. disclosure describes the operation and performance of an 
Also during the buck mode, the control circuit cycles example SCBBR configured as a bus voltage regulator 
through a plurality of buck states including: a first buck state pmviding d 0% voltage regulation range, bus switching, 
wherein the fir&, fourth, and sixth switches are on and 10 and overload limiting, operating at up to, or even over, 98% 
further wherein the second, third, and fifth switches are off; efficiency. 
a second buck state wherein the fifth and sixth switches are The series connected buck-boost technique expands the 
on, and M e r  wherein the fist, second, third, and fourth array of applications considerably by also allowing the 
switches are off; and a third buck state wherein the second, output to be lower than the input. This allows essentially 
third, and fifth switches are on, and further wherein the first, IS twice the regulation range for a given size converter as 
fourth, and sixth switches are off. compared to either a buck or a boost converter, standing 
During the current limiting mode, the control circuit of the alone. A circuit enhancement allows operation of the same 
regulator continuously turns off the first, second, third, and converter in a more conventional buck mode, so that the 
fourth switches, and continuously turns on the transformer output can be regulated down to zero volts, if desired, 
shorting switch. 20 allowing operation as a current limiting voltage regulation 
Also during the current limiting mode, the controi circuit remote power controller (E). The only major restriction 
cycles through a plurality of CL states including: a first CL on the use of this device is that it does not typically offer 
state wherein the ~IW, sixth, seventh, and eighth switches inpdoutput isolation in its normal application. 
are on; and a second CL state wherein the fifth, sixth, Note that in the description and accompanying figures, 
seventh, and eighth switches are off. 25 only the primary components of the various embodiments of 
And further provided is the above regulator further com- the SCBBR circuit are listed and/or shown. Peripheral 
prising: a freewheeling diode connected between the output components (such as filters, power supplies, and biasing 
circuit and a ground; and an inductor for connecting the circuits, for example) are not shown, but are well known in 
output circuit to a load. the art. 
FIG. 1 is a schematic showing the primary components of 
control a duty cycle of the pulse-width-modulation of the the SCBBR circuit. The switching circuit 10 includes four 
source voltage and also drives the output circuit such that the switches, Q1-Q4. Four diodes DI-D4 are also utilized in the 
output voltage can be varied in a range from a minimum switching circuit 10 as shown in FIG. 1 such that each switch 
voltage less than the so- voltage to a maximum voltage Q,, has a diode Dn in parallel (where “n” ranges from 1-4). 
greater than the source voltage. 35 The switching circuit 10 connects to a primary Tp of a 
Still hither, the above regulator can also have some transformer T, as also shown in FIG. 1. The source voltage 
substantial fraction of the power input by the source voltage V,” is also connected to the switching Circuit 10 as shown in 
not be pulse-width-modulated by the switching circuit dur- the figure. 
ing one or both of the modes. The switching circuit 10 is used to pulse-width-modulate 
40 (PWMJ the input voltage V,,, for input into the primary 
BRIEF DESCRIPTION OF THE DRAWINGS winding Tp of the transformer T. This PWM function of the 
switching circuit 10 is controlled by a control circuit 30 
FIG. 1 is a schematic diagram of one embodiment of the (discussed below and shown in FIG. 8) which controls, 
invention; among other things, the action of the switches Q,,. The 
FIG. 2 is a schematic diagram of another embodiment of 45 control circuit 30 further controls a duty cycle of the PWM 
the invention; (i.e., the length of time the switches stay on/of€). In this way, 
FIG. 3 is a block diagram showing the boost mode the input voltage V,,, is converted into a PWM voltage input 
concept applied to a DC-to-DC converter; into the primary Tp for conversion by the transfomer T into 
FIG. 4 is an effective schematic showing the implemen- a secondary voltage in the secondary winding T,. (note that, 
tation of the boost mode concept of FIG. 3; so under some operating modes--e.g., the buck mode dis- 
FIG. 5 is a block diagram showing the boost mode cussed b e l o w a e  primary Tp acts as a secondary, whereas 
concept applied to a DC-to-DC converter; the secondary winding T, acts as a primary). 
FIG. 6 is an effective schematic showing the implemen- An output circuit 20 is also shown in FIG. 1. A secondary 
tation of the buck mode concept of FIG. 5; voltage is generated in the secondary winding T, of the 
FIG. 7 is an effective schematic showing the implemen- 5s transformer T by the PWM of V,,, by the input circuit 10. 
tation of the current limiting mode concept This secondary voltage is input into the output circuit 20 by 
FIG. 8 is a schematic diagram showing the control circuit the connections as shown in the figure. The input voltage V, 
of still another embodiment of the invention; is also input into a center tap of the secondary winding T, of 
FIG. 9 is a graphical plot of the output voltage and current the transformer T, thus allowing some input power to bypass 
curves of a protoiype implementation of the invention using 60 the switching circuit 10, and thereby increasing the overall 
closed loop regulation. efficiency of the SCBBR. 
The output circuit 20 has four switches, Qs-Q,,,. Four 
diodes D5-D8 are also utilized in the output circuit 20 as 
shown in FIG. 1 such that each switch Q, has a diode D, 
of the output circuit are also controlled by the control circuit 
30 (as discussed below). A freewheeling diode Dr which 
Further, the control circuit of the above regulator can also 30 
DETATLED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
65 in parallel (where “m” ranges from 5-8). The switches 
The Series Connected Buck-Boost Regulator (SCBBR) 
concept extends partial power processing technique used in 
C I i I3 P D F - ww w . f a s ti 0. corn 
us 4,l 
typically operates as an uncontrolled switch, and an inductor 
L are also used in the output circuit 20 as shown in the figure. 
In this manner the output circuit outputs a load voltage V,.
by the D C D C  convertm. The operation is similar to 
placing a battery in series with the input bus, in one direction 
(similar to as shown by FIG. 3) it increases (boosts) the 
FIG. 2 shows the circuit of FIG. 1 with additional com- output voltage. When it is connected “backwards” (similar 
ponents to provide additional functionality to the SCBBR. 5 to as shown by FIG. 5) it decreases (bucks) the output 
Switch Q and diodes D9 and D,, are added as shown in the voltage. In the boost case, the battery would be discharged 
figure to enable the current limiting mode described in more as would be expected, but in the buck case the battery would 
detail below. The switch Q will also typically be controlled be charged (and eventually overcharged). The use of a 
by the control circuit 30. DC-DC converter allows a continuous process. 
Note that the SCBBR, the h p t  and output voltaga are 
semiconductor switches, such as FETs, for example. Other always positive and that the SCBBR input and output 
semiconductor switches may also be used, as the application currents are alwqs positive. However, in tern of the 
requires. High efficiency and low power consumption of the DC-DC converter within the SCBBR, the voltage on the 
switches are desirable characteristics. Other types of input bus side is always positive and the current hthe output 
switches having low power consumption and high efficiency 1s bus side is always positive, but the current into the input bus 
traits that cycle canalso side of the DC-DC converter itself is positive in the boost 
be Used. mode and negative in the buck mode, and the voltage at the 
The operation ofthe circuit is described be& by separating output bus side of the DC--DC converter itself will be 
the modes of operation and &&big wv&afly,  positive for the boost mode and negative for the buck mode. 
hereinbelow: The effective schematic for buck mode operation is shown 
in the block diagram of FIG. 3. In the boost mode, the output that are always wnductiW3 a d h  always Oft). W Y  Of the 
of a low voltage converter is a m  in series with the input componeats used for the boost converter are used for 
voltage to provide an output voltage equal to or greater than the buck converter, although in different roles. The center- 
the input. nus, power from the converter is added to the 25 ~ P N  side ofthe t r m f o m a  T,, which was the s-ndaty 
output to increase the voltage. in the boost mode acts as a primary (whereas the primary Tp 
The SCBBR boost implementation described as an acts a smnda ty  in mode). The rectifier dkd% ofthe 
example uses a full-bridge input stage and a center tapped boost converter are replaced by Switches. (In the 
transformer-rectifia output stage as shown in the effective application the buck mode switches are placed in s e r k  with 
schemtic of FIG. 4 (which &,e not show the switches 30 the boost mode =tifie% as shown in FIGS. 1 and 2.) The 
&or diodes that are always condu&g and/or always 0 ~ .  switches, which switched the Primary Of the tm~~former in 
men all the off the boost mode, now function as a full-wave bridge rectifier 
there is no voltage across the primary Tp of the transformer using the diodes (or vwhnoUS rectification with the 
T, and the input voltage v,“ is connected to the output switches)- 
huban input filter, the If the transformer voltage was less than 1:1, a negative 
output voltage could be generated, and the net power flow in rectifier diodes, and an output filter. men the switches of the input bridge aTe mnduchg, a the S B B R  Would be back t0 the input, dthOUgh that is not 
voltage is impressed on the secondary T, of the transformer CO&dated as a primary use Of the device. The SCBBR 
T. The hamus output at the rectifiers D, gi is the can also operate in a mode where the power flow is from the 
input voltage v,m plus the secondary <olt.ge, 40 output to the input if synchronous rectification is used at dl 
which is to the input voltage divided by the trans- points, and it makes some sense for use as a “regenerative” sort of application. This ability will be discussed below. 
to 100% the average output V, can be controlled between the discussion Of the buck mode *own in 
voltage plus the boost provided by the transformer,s et- 45 is recirculated back to the input bus of the SCBBR. Varying 
the duty cycle of the switches controls the ratio between the 
voltage fixes the output voltage of the D C D C  converter, 
the effect of varying the duty cycle is to vary the voltage 
50 drop between the input bus and the SCBBR output voltage. 
The switching action of the two switches in the buck 
The turns ratio for the prototype design was chosen to be 21, of FIG. 6 might also be considered unusual in that 
be boosted UP to 150% Ofthe input- they are controlled such that either one or both switches are 
However, practical turns ration (&or duty cycle) can always turned on, they are both never off simuitaneously, 
be chosen, as desired. 55 even during the switching cycle. It is a current fed mode of 
The buck mode of the SCBBR operates in a very d%brent operation. When both switches are conducting there is no 
mode, but uses essentially the same components as the boost voltage drop (except the small conduction losses) across the 
mode. The power flow of the buck mode is as shown in the input of the Dc-x converter, so the output voltage of the 
block diagram of FIG. 5. The input voltage is greater than SCBBR is equal to its input voltage. men one switch is 
the desired output voltage. The concept of operation is that 60 open, the voltage acmss the transformer output will be equal 
the input of a Dc-DC converter is connected in series, with to the SCBBR input bus voltage since it is clamped to that 
opposed polarity to the SCBBR input bus, and the OUQut of value by the bridge rectifiers. Therefore the input voltage 
the DC-DC converter is connected in parallel with the across the converter will be equal to the input bus voltage 
SCBBR input bus. divided by the transformer tums ratio. Viuying the duty 
The voltage drop across the input of the DC-DC con- 65 cycle controls the average voltage dropped across the 
verter reduces the SCBBR output voltage, and the power DC-DC converter, and therefore the SCBBR output volt- 
associated with this voltage drop is returned to the input bus age. 
Preferably, all of the switches will be implemented using 10 
operate at the desired 
20 
A ofthe power flow in the boost mode is shown in FIG. 6 (Which does not show the switches andlor diodes 
side switches Q,% are 
-fOmer, the 35 
turns ratio. By varying the pwM duty cycle hm 
a of the input voltage, and a ofthe input FIGS. 5 6, the output of the Dc-m converter 
The output filter mmthes the output and the 
output voltage, iwhg losses in the input and output voltage Of the converter* the 
filters and rectifiers, will be: 
Yw=V,+Y,*(PwM Duly cyoIe)/(nm6 Ratio) 
the Output 
ClibPDF - www.fastio.com 
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The SCBBR output voltage in the buck mode can be output the efticiency will increase (synchronous rectifica- 
tion), and the SCBBR can operate in a regenerative mode 
wherein power is actually retumed to the source h the 
load The regenerative operation in the CL mode is possible 
computed as: 
vd= v,- 6"yPWM Duty cyole)l(Tilnl3 Ratio) 
mere a PWM Angle of has the closed all the 5 if the fkee wheeling diode Dfis -Fed with a switch. 
time 
closed 500/0 ofthe time. 
an angle of 10@/0 cornponds to each switch being 
for the sign in the equation, 
eqdon is identical to the o m  for the boost mode. By 
vdous Output filter can be d h d  for 
s m t h i q  the output Voltage for load p r o e o n  and/or 
can be added to the In atio% 
redefining the duty cycle for 
the equations become identical, and for a 2:1 
-fomer, the 
the input voltage. 
b c k  to be -looo/o, 
can be varied from 500/0 to 15p/0 of 
The third mode of operation, the cunent Limiting (cL) 
mode, an effective schematic of which is shown in FIG. 7, 
modes, as well as some additional components. It uses a 
completely different mode of switching, and allows opera- 
tion down to o output voltage to allow an increased oper- 
overload limiting function. In the CL mode the primary or 
N 1  wave bridge side of the converter switches serve no 
for the buck mode On the Output bus side Of the 
e/Q8 each effectively acting as one switch and the trans- 
former has no voltage across it. Adiode is added between the signals produce boost mode 
diode, and the output inductor function as a conventional mands produce Buck mode pWM sigaals. the 
buck converter as shown in FIG* '* The transformer has no 30 circuit operates in either the boost or buck mode, but for function in this mode, and in fact is shorted by an auxiliary input to output voltage ratios of nearly 1, the circuits may 
operate in both modes simultaneously. switch (Q in FIG. 2) to reduce voltage transients. In this CL mode, the output voltage can be computed as: logic is set up so that the pwM swibb 
commands in these two modes intersperse with each other 
35 without interference. Thus there can be eitha a slight 
overlap in control range wherein both modes coexist, am 
overlap (ideal) or a slight w&r]ap wherein for a small 
device, if necessary, to smooth the inpa voltage as well. 
The control circuitry, an example of which is shown in the 
schematic of FIG. 8, can consist of 3 Pulse Width Modula- 
tors A, B, & C, one for each mode, and a mode switching 
circuit D to switch between either the Current Limit or the 
Buck and Boost Modes. Steering logic 35 is included to 
supply the proper pWM pulses to the appropriate power 
ratio io 
Of the components in the boost and buck switches Q1-Q8. The steering logic 
logic to connect the pwM and the mode 
~ ~ ~ ~ p ~ ~ m ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~  
20 table (given below). A single analog PWM input command 
is input to the circuit. The pWM command can be genmtd 
from voltage and current regulating circuitry (not shown) 
the output bus. Typically, Ref h R e f  BrRef CrRef D. The 
be similarly implmented. 
and paaicularly an OFF mode and 
P T S 4  a d  they areal1 medoff.  The Switches Qd&, also to the voltage ration betwen the input bus and 
convm", are switched Shulmus'Y, With QJQ7 a d  25 for switch Q is not how in the diagram, but can 
The hi.est pWM FET switches ad and the mT switches, the PWM comman& to the swit,,hes. ht-&ae level com- 
ne 
Y.=Y,*(PWM Angle) 
Although the form ofthis quation is quite different from 
the boost and buck mode equations given Previo~b', the 
ouQa voltage is still defined o&' by the input VObZe and 
PwM angle, and the output can be contd1ed between 0 
volts and the input voltage. Actually, the range in this mode 4o circuits' performance. A lower lwei p w ~  
overlaps the range in the SCBBR buck mode, but with 
typically lower efficiency and higher ripple cun'ents in the 
filters. In the prototype, the switching frequency is increased 
for Operation in the CL mode to reduce the current riPPle. 
The current limit mode is typically Useful O d Y  d-g 
on and overload conditions, or if the output voltage must be 
lower than that that can be obtained with the SCBBR on a power 
continuous conduction where the inductor L current never dum on the power d-g the 
goes to 0. 50 current limit mode. The mode switching between the current 
limit mode and the buck and boost modes incorporates 
mode effective schematics reveals the complete SCBBR hyste&s to eliminate any indecision as to which operating 
schematic, to use caused by noise near the bmjtjon point. 
This discussion has heretofore assumed that the input and The switching sequence gees through four states in the 
output currents of the SCBBR are always positive. However, 55 boost and buck modes, and 2 states in the current limiting 
if synchronous rectification is used on both sides of the 
DOC converter, then current flow can be in either 
direction. This can be very useful because the magnetizing 
current of the transformer can be supplied from the input 
source, otherwise there would be a minimum output current 60 MoDum Q1* 44 Q* Q Q6 47 
(thatrequiredtomagnetiathetransfo~er)bel~~whichthe % a ~ ~ & b  ON OFF ON ON ON om OFF 
SCBBR buck mode would not operate. Switches that can 
conduct in both directions aie already desireable on two of - m e -  OFF om ON ON ON ON OFF 
the switches on the SCBBR output. The logic to control the 
primary switches is straightfornard (and discussed below), 65 c: 
andprovidesthema~~gcunentdiscussedabove. By B o o s t M o d e b  OFF OFF ON ON ON ON OFF 
also using active switches in the other two positions, the 
command m g e  neither boost nor buck mode PWM com- = geueated, without significantly affecting the 
to generate PwM commands for the Current Limit 
when the 
to use the mat Et mode 
instead ofthe buck mode, and switches logic to prevent buck 
45 mode PWM commands and enable currat limit mode PWM 
is 
chit in the logic 
are low 
 he Witch to the current limit mode also 
Operathg in buck mode. Also, the equation is Ody valid for which effectively the power &o-r to 
RsSentidY, overlaying the boost, buck, and limit 
previously discussed a d  shown in FIG. 2. 
mode, as shown in the following table: 
A: 
Em Mode state 
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the design of the integral controller path. 
As discussed so far, the SCBBR is typically a stiff voltage 
5 sowe, and to be useful in a real system the ability to limit D 
BudrMode State ON OFF OFF ON ON ON OFF currents into an Overload is desk&. TWO circuits Can be 
A: added to accomplish this. The first an instantaneous over- 
BuckModcState R. OFF OFF ON ON ON ON OFF currentsenseattwiceratedcunenttoshutoffallswitches 
B 15 ing a large capacitor as a tEansient 1 0 4  while d g  at 
rated current. The capacitor is 100 times the output filter 
States A and C in the boost and buck mcdes range from CaPaCime SO the Ourput Voltage collapses almost come 
0 to 50% duty cycle, and at the boost and buck modes can PletelY- The h&i&meaw OVmxrent semh3 limits the 
be running simultaneously as long as the total duty cycle of s t k d  Spike of current the filter), and then the SCBBR 
both modes is less than 50%. In the current h i t  mode, the 20 under current limit until the caPCibr is Charged. The 
duty cycle of either state can be 0 to 100%. Depending on -Sing and the data Plotted are the current into the 
the control logic employed, the buck modes and the CL output filter. This is the same as the currents that is in the 
modes can be s imul~msly,  if desired, or the output switches, and it is the critical current to be controlled 
control system can switched discretely between these for pmhtion of the SCBBR. 
modes. 25 The invention has been described hereinabove using 
specific examples; however, it will be understood by those 
Prototype Regulator skilled in the art that various alternatives may be used and 
%gh efficiency is possible wing the SCBBR technique if Vjvalents be mbdmted for elem- or steps 
the circuit is optimized for low losses. As SUC~,  the design described her&, without deviating fiam the %ope of the 
can use rather e SekWndU”f”T and mapt ic  -Po- 30 invention. Modifications may be necessary to adapt the 
nents, and a relatwely low Swltchg frequency. Smaller invention to a* particular situation or to needs 
components Can be Used where a small, compact Size is departing &-om the scope of the invedon. It is 
desired (although efficiency may suffer). intended that the invention not be limited to the particular 
Acurrent development of the SCBBR is for an application implementation described &sh but that the claims be 
as a fuel cell redator. The prototype SCBBR is being tested 35 given theii broadest interpretation to cover all embodiments, 
with a simulated fuel cell scaled at 50% of the voltage and literal or equivalent, e w e 4  thereb. 
10% of the current rating of the intended fuel cell. The target 
fuel cell is rated at 10 kw, 340 volts no load (170 for the 
simulator), 200 volts full load (100 volts for the simulator), 
at 50 amps (5 maps for the simulator). The intended load is 40 
a 270-volt (135 volts for the simulated system) bus. The 
efficiency of the pmtotype doesn’t fall greatly until about 
10% load. “he power loss is a relatively constant 2 to 3 watts 
below 50% power. These efficiencies are for the power stage 
only, the control power requirement, including gate drive, of 45 
the prototype is 3 to 4 watts. 
The DG resistance of the series connected components of 
the prototype (the input filter, the transformer seconda~~, the
secondary switches, and the output filter) is 0.15 o b ,  
accounting for 0.25% loss at 2 amps, and 0.6% loss at 5 50 
amps load Two-thirds of the loss at full load is due to 
switching losses or resistive losses in the primary and 
magnetic components core losses. 
Voltap regulation in a converter is primarily a measure of 
the performance of the voltage regulation feedback loop. 55 
The regulation can be as good as the regulator, independent 
of the transfer cbaracteristics of the converter. However, the 
p d g  discussion discussed the transfer functions ofthis 
converter and the similarity of them throughout &e three 
Merent modes, and implied that the output voltage could be 60 
determined based on the input voltage, the transformer ratio, 
and the PWM angle. Open loop regulation generally con- 
tinues into the current limit mode also, but not as accurately. 
A closed loop regulator is also included on the prototype 
SCBBR. Its only function is to trim out the remaining output 65 
mors, so its control range can be limited to altering the 
output voltage only a few percent, and it can use only the 
What is claimed is: 
1. A series 
a control circuit; 
a transformer having a plrimarv winding and a cater- 
tapped secondary winding, wherein the center tap of 
said secondary winding is for connecting to a source 
voltage; 
a switching circuit controlled by said control circuit and 
for pulse-width-modulating the source voltage for 
inputting into said primary winding, with said switch- 
ing circuit including four P W M  switches connected in 
a bridge configuration with said primary winding con- 
nected to a center of said bridge, wherein each PWM 
switch has a diode connected in parallel; and 
an output circuit controlled by said control circuit and 
connected to said secondary winding for outputting a 
load voltage, with said output circuit having two pairs 
of two series connected output switches connected in 
parallel, wherein each output switch also has a diode 
connected in parallel; 
wherein said control circuit controls a duty cycle of said 
pulse-width-modulation of the sou~ce voltage and also 
drives said ourput circuit such that said output voltage 
can be varied in a range fiam a minimum voltage less 
than the source voltage to a maximum voltage greater 
than the source voltage; 
and further wherein some substantial fraction of the 
power input by the source voltage is not pulse-width- 
modulated by said switching circuit during one or more 
operating modes; 
buclr-boost regulator comprisk: 
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and wherein said P W  switches include a first switch, a 
second switch, a third switch, and a fourth switch, and 
further wherein said output switches include a fifth 
switch, a sixth switch, a seventh switch, and an eighth 
switch, 
whemh, during said boost mode, said control circuit 
continuously turns on said fifth switch and said sixth 
Switch, and further wherein said control circuit cycles 
through a plurality of boost states including: 
a first boost state wherein the first, fourth, and seventh 
switches are on and fuaher wherein the second, 
third, and eighth switches are 0% 
a second boost state wherein the seventh and eighth 
switches are on, and fuaher wherein the first, second, 
third, and fourth switches are 0% and 
a third boost state wherein the second, third and eighth 
switches are on and further wherein the first, fourth, 
and seventh switches are off; 
and wherein, during said buck mode, said control circuit 
continuously turns on said seventh switch and said 
eighth switch, and further wherein said control circuit 
cycles through a plurality of buck states including: 
a first buck state wherein said first, fourth, and sixth 
switches are on and further wherein said second, 
third, and fifth switches are 0% 
a second buck state wherein said fifth and sixth 
switches are on, and further wherein said first, sec- 
ond, third, and fourth switches are off; and 
a third buck state wherein said second, third, and fifth 
switches are on, and further wherein said first, 
fourth, and sixth switches are 0% 
and further wherein, during said current limiting mode, 
said control circuit continuously turns off said first, 
second, third, and fourth switches, and further wherein 
said control circuit cycles through a plurality of current 
limiting (CL) states including: 
a first CL state whereii said fifth, sixth, seventh, and 
eighth switches are on; and 
a second CL state wherein said fifth, sixth, seventh, and 
eighth switches are off. 
2. The regulator of claim 1, further comprising: 
a first transformer diode connected to a terminal of said 
a second t ransfmr diode connected to another terminal 
of said Becondary winding; and 
a transformer shorting switch connected to said center tap 
of said secondary and also connected to said first and 
said second transformer diodes for shorting said sec- 
ondary on command from said control circuit. 
3. The regulator of claim 2, wherein said PWM switches 
include a first switch, a second switch, a third switch, and a 
fourth switch, and further wherein said output switches 
include a fifth switch, a sixth switch, a seventh switch, and 
an eighth switch, wherein, during said boost mode, 
said control circuit continuously turns on said fifth switch 
and said sixth switch, and continuously tums off said 
secondary winding; 
transformer shorting s in said 
control circuit cycles through a plurality of boost states 
including: 
a first boost state wherein the first, fourth, and seventh 
switches are on and further wherein the second, 
third, and eighth switches are 0% 
a second boost state wherein the seventh and eighth 
switches are on, and further wherein the first, second, 
third, and fourth switches are 0% and 
a third boost state wherein the second, third and eighth 
switches are on and further wherein the first, fourth, 
and seventh switches are 0% 
and wherein, during said buck mode, said control circuit 
continuously aunS on said seventh switch and said 
eighth switch, and continuously turns off said trans- 
former shorting switch, and further wherein said con- 
trol circuit cycles through a plurality of buck states 
a first buck state wherein said first, fourth, and sixth 
switches are on and further wherein said second, 
third, and fifth switches are off; 
a second buck state wherein said fifth and sixth 
switches are on, and fiuther wherein said first, sec- 
ond, third, and fourth switches are off; and 
a third buck state wherein said second, third, and fifth 
switches are on, and further wherein said first, 
fourth, and sixth switches are off; 
and further wherein, during said current limiting mode, 
said control circuit continuously turns off said first, 
second, third, and fourth switches, and continuously 
tiuns on said transformer shorting switch, and further 
wherein said control circuit cycles through a plurality 
of CL states including: 
a first CL state whemin said fifth, sixth, seventh, and 
a second CL state wherein said fifth, sixth, seventh, and 
4. The regulator of claim 3, further comprising: 
a freewheeling diode connected between said output 
an inductor for connecting said output circuit to a load. 
5. The regulator of claim 4, wherein said control circuit 
controls a duty cycle of said pulse-width-modulation of the 
source voltage and also drives said output circuit such that 
said output voltage can be varied in a range from a minimum 
voltage less than the source voltage to a maximum voltage 
greater than the source voltage. 
6. The regulator of claim 5, wherein some substantial 
fraction of the power input by the source voltage is not 
pulse-width-modulated by said switching circuit during one 
or more of said modes. 
5 
lo 
including: 
20 
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eighth switches are on; and 
eighth switches are off. 
40 
circuit and a ground; and 
45 
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